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ABSTRACT
Large deep neural network (DNN) models pose the key chal-
lenge to energy efficiency due to the significantly higher
energy consumption of off-chip DRAM accesses than arith-
metic or SRAM operations. It motivates the intensive re-
search on model compression with two main approaches.
Weight pruning leverages the redundancy in the number of
weights and can be performed in a non-structured, which
has higher flexibility and pruning rate but incurs index ac-
cesses due to irregular weights, or structured manner, which
preserves the full matrix structure with lower pruning rate.
Weight quantization leverages the redundancy in the num-
ber of bits in weights. Compared to pruning, quantization
is much more hardware-friendly, and has become a “must-
do” step for FPGA and ASIC implementations. Thus, any
evaluation of the effectiveness of pruning should be on top
of quantization. The key open question is, with quantization,
what kind of pruning (non-structured vs. structured) is most
beneficial? This question is fundamental because the answer
will determine the design aspects that we should really focus
on to avoid diminishing return of certain optimizations.
This paper provides a definitive answer to the question for
the first time. First, we build ADMM-NN-S by extending
and enhancing ADMM-NN, a recently proposed joint weight
pruning and quantization framework, with the algorithmic
supports for structured pruning, dynamic ADMM regulation,
and masked mapping and retraining. Second, we develop a
methodology for fair and fundamental comparison of non-
structured and structured pruning in terms of both storage and
computation efficiency. Our results show that ADMM-NN-S
consistently outperforms the prior art: (i) it achieves 348×,
36×, and 8× overall weight pruning on LeNet-5, AlexNet,
and ResNet-50, respectively, with (almost) zero accuracy
loss; (ii) we demonstrate the first fully binarized (for all
layers) DNNs can be lossless in accuracy in many cases.
These results provide a strong baseline and credibility of our
study. Based on the proposed comparison framework, with
the same accuracy and quantization, the results show that
non-structrued pruning is not competitive in terms of both
storage and computation efficiency. Thus, we conclude that
non-structured pruning is considered harmful. We urge the
community not to continue the DNN inference acceleration
for non-structured sparsity.
1. INTRODUCTION
Deep neural networks (DNNs) with very large model sizes
are the key enabler for the recent success of deep learn-
ing. However, large models incur excessive DRAM accesses
which consume significant more energy than arithmetic or
SRAM operations. Thus, model compression of DNNs be-
came an active and intensively studied research topic. These
techniques, which are applied during the training phase of
the DNNs, exploit the redundancy in weights. The aim is
to simultaneously reduce the model size (thus, the storage
requirement) and accelerate the computation for inference,
— all to be achieved with minor classification accuracy loss.
These techniques are of particular interests to the hardware
acceleration of DNN inference engine [1–70] since it is more
challenging to achieve high processing throughput for the
compressed models. Two important model compression tech-
niques are weight pruning and weight quantization.
Weight pruning leverages the redundancy in the number of
weights. The pioneering work [71] used heuristic and itera-
tive weight pruning to achieve considerable weight parameter
reduction with negligible accuracy loss. It has been extended
in [72–75] with more sophisticated heuristics. On the down-
side, such non-structured methods lead to irregular, sparse
weight matrices (as shown in Figure 1 (a), arbitrary weight
can be pruned), which rely on indices to be stored in a com-
pressed format. As a result, they are less compatible with the
data parallel execution model in GPUs and multicore CPUs.
This drawback is confirmed by the throughput degradation
reported in recent works [76, 77]. To overcome the limitation
of non-structured pruning, recent works [76, 78] proposed
the idea of incorporating regularity or “structures” in weight
pruning, such as filter pruning, channel pruning, and filter
shape pruning, shown in Figure 1 (b). The structured ap-
proaches maintain a full matrix with reduced dimensions,
and indices are no longer needed. As a result, it leads to
much higher speedups in GPUs.
Weight quantization is an orthogonal compression tech-
nique that leverages the redundancy in the number of bits of
weight representation [79–86]. Compared to weight pruning,
weight quantization is inherently more hardware-friendly,
since both storage and computation of DNNs will be reduced
proportionally to the weight precision without additional over-
head due to indices. Moreover, multiplication operations
may be eliminated with binary, ternary, or power-of-2 weight
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Figure 1: (a) Non-structured weight pruning (arbitrary
weight can be pruned) and (b) three types of structured
weight pruning.
quantizations [84–86]. Thanks to these advantages, weight
quantization has been a “must-do” step for DNN inference
engines. Besides FPGA and ASIC, it is also well supported
in GPU, CPU, and mobile devices, e.g., [87, 88].
Given the pros and cons of non-structured/structured weight
pruning and weigh quantization, they need to be investigated
jointly to fully understand the interactions between them. In
particular, since weight quantization is a must-do step, espe-
cially for FPGA and ASIC, i.e., weight pruning will not be
performed alone. The key open question is, with quantiza-
tion, what kind of pruning (non-structured vs. structured) is
most beneficial? The answer to the question is far from obvi-
ous. Using LeNet-5 (for MNIST data set) as an example, we
achieve an unprecedented 348× (non-structured) weight re-
duction with 3-bit quantization, maintaining 99%+ accuracy.
However, each index needs to be at least 9-bit on account
of 348× weight pruning. This makes index storage larger
than that of weights (in addition, indices cannot be further
quantized). In this example, non-structured weight pruning
results in larger actual storage than structured pruning. Thus,
we can see the importance of answering such question: it will
determine the design aspects that we should really focus on to
avoid diminishing return of certain optimizations. As shown
in Figure 2, we need the clear answers for all platforms.
Two recent works ADMM-NN [89] and [79], that perform
systematic joint weight pruning and quantization, are in the
best position to perform this study. Using advanced variable-
splitting optimization method ADMM (Alternating Direction
Methods of Multipliers) [90–92], state-of-the-art results are
achieved (e.g., 21× weight reduction [93] in AlexNet), —
outperforming heuristic counterparts. Unfortunately, the cur-
rent framework is insufficient to perform such study. First,
ADMM-NN lacks the algorithmic mechanisms to enforce
structured weight pruning, and guarantee the solution feasi-
bility. Second, we lack the methodology to fairly and fun-
damentally compare non-structured and structured pruning
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Non-Structured
Pruning
Structured
Pruning
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Figure 2: Is non-structured pruning beneficial at all?
in an “apple-to-apple” manner. This paper is the first study
to provide the answer to the open question with two key
contributions.
The first contribution of the paper is the development
of ADMM-NN-S by extending and enhancing of ADMM-
NN [89]. It is extended with the algorithmic supports for
structured pruning. We achieve this by adjusting the con-
straints in each layer to express the structured requirements.
For example, for filter pruning, the constraint for a layer can
be specified as number of non-zero filters is less than or equal
to a threshold. Moreover, we develop a systematic frame-
work of dynamic ADMM regulation, masked mapping and
retraining to guarantee solution feasibility (satisfying all con-
straints) and provide high solution quality (ensuring pruning
and quantization rate under the same accuracy).
The second contribution is the methodology for the fair
and fundamental comparison of non-structured and struc-
tured weight pruning with quantization in place. We focus
on two metrics with the same accuracy: 1) total storage
(weight+indices), which is computed based on both absolute
and relative indices; 2) computation efficiency, which is cap-
tured by a new metrics called pruning-to-performance ratio
(PPR). After pruning, suppose α× weight reduction results
in β× speedup, the PPR value is defined as α/β . Intuitively,
the less the value of PPR, the higher the computation effi-
ciency, — same speedup can be achieved by smaller pruning
rate. For structured pruning, PPR value is approximately 1
due to the absence of indices. For non-structured pruning,
recent accelerators based on non-structured sparsity [94–97]
show that PPR values are larger than 2.7. We can fairly com-
pare non-structured and structured pruning by conservatively
comparing PPR: non-structured pruning is more beneficial
if it can achieve 2.7× or higher pruning rate than structured
pruning. No prior work has conducted such study and the
answer to the above comparison is unknown.
The fairness of the proposed methodology is ensured due
to three reasons: 1) it is performed by our the new ADMM-
NN-S framework that significantly outperforms prior arts (in
both non-structured and structured pruning); 2) the compari-
son of storage and computation is hardware implementation-
agnostic; 3) the comparison is performed at the same rate
of accuracy. We also strengthen weight quantization after
non-structured pruning by selectively leveraging state-of-art
ternary quantization solution [98].
Based on the proposed ideas, we perform extensive and
representative testing of our comparison framework with
AlexNet, VGGNet, ResNet-18/50, MobileNet, and LeNet-5
models based on ImageNet, CIFAR-10, and MNIST data
sets. Due to space limitation, we focus on the convolutional
(CONV) layers, which are the most computationally intensive
layers in DNNs and are becoming the major storage as well as
in state-of-art ResNet and MobileNet models. We do observe
similar (and more significant) effect on fully-connected (FC)
layers and on RNNs. In the following, we highlight our
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results and findings.
First, ADMM-NN-S framework guarantees solution fea-
sibility while providing high solution quality. Our results
consistently and significantly outperform prior art. This is the
key to ensure the credibility of our conclusion. Specifically,
we 1) achieve unprecedented 348×, 36×, and 8× overall
weight pruning on LeNet-5, AlexNet, and ResNet-50 mod-
els, respectively, with (almost) zero accuracy loss; 2) derive
the first lossless, fully binarized (for all layers) LeNet-5 for
MNIST and VGG-16 for CIFAR-10; and 3) derive the first
fully binarized (for all layers) ResNet for ImageNet with
reasonable accuracy loss.
Second, comparing non-structured and structured pruning,
we find that the storage overhead of indices for non-structured
pruning is always more than its additional weight storage re-
duction, thus the amount of total storage for non-structured
pruning is actually larger. In term of computation efficiency,
we find that the PPR for structured pruning in all models are
less than 2.7×. For the first time, our results show that, de-
spite more flexibility and weight pruning rate, non-structured
pruning is not competitive in terms of both storage and com-
putation efficiency with quantization and the same accuracy.
In a few cases, the storage size of non-structured pruning
is comparable (or slightly better than) to that of structured
pruning, however it is still not a desirable choice consider-
ing the additional complexity of hardware design to support
non-structured sparsity. Moreover, we explain in detail (Sec-
tion 8 that the conclusion is unlikely to change for different
hardware platforms (e.g., GPUs, multi-core CPUs, FPGA,
or ASIC), application scenarios, DNN types, and will still
hold with potential pruning/quantization algorithm improve-
ments. Based on this conclusion, we reach the conclusion
that non-structured weight pruning is considered harm-
ful, and we recommend not to continue investigating DNN
inference engines using non-structured sparsity. We release
codes and all the models of this work at anonymous link:
http://bit.ly/2WMQSRi.
2. MODEL COMPRESSION BACKGROUND
2.1 Weight Pruning
Non-structured weight pruning. The early work by Han
et al. [71] achieved 9× reduction in the number of parameters
in AlexNet and 13× in VGG-16. However, most reduction
is achieved in FC layers, and the 2.7× reduction achieved
in CONV layers will not lead to an overall acceleration in
GPUs [76]. Extensions of iterative weight pruning, such as
[74] (dynamic network surgery), [72] (NeST) and [99], use
more delicate algorithms such as selective weight growing
and pruning. But the weight pruning rates on CONV layers
are still limited, e.g., 3.1× in [74], 3.23× in [72], and 4.16×
in [99] for AlexNet with no accuracy degradation. This level
of non-structured weight pruning cannot guarantee sufficient
speedups in GPUs. In fact, based on the enhanced ADMM-
NN framework, we can achieve 11.2× non-structured weight
pruning in CONV layers with almost no accuracy degradation.
Ironically, it even results in 20% speed degradation on an
NVIDIA 1080Ti GPU.
Structured weight pruning. To overcome the limitation in
non-structured, irregular weight pruning, SSL [76] proposes
to learn structured sparsity at the levels of filters, channels,
filter shapes, layer depth, etc. This work is among the firsts
that reported the actually measured GPU accelerations. This
is because CONV layers after structured pruning will trans-
form to a full matrix multiplication with reduced matrix size.
However, the weight pruning rate is limited in the prior work
on structured pruning. The average weight pruning rate on
CONV layers of AlexNet is only 1.4× without accuracy
loss. More recently, [78] achieved 2× channel pruning with
1% accuracy degradation on VGGNet. More importantly,
the structured weight pruning has never been evaluated with
weight quantization.
2.2 Weight Quantization
Weight quantization. This method takes advantages of the
inherent redundancy in the number of bits for weight repre-
sentation. Many of the prior works [79–86] focused on quan-
tization of weights to binary values, ternary values, or powers
of 2 to facilitate hardware implementation, with acceptable
accuracy loss. The state-of-the-art techniques [79, 86] adopt
an iterative quantization and retraining framework, with some
degree of randomness incorporated into the quantization step.
This method results in less than 3% accuracy loss on AlexNet
for binary weight quantization [79].
Compared to weight pruning, weight quantization is the
major DNN model compression technique utilized in indus-
try, due to its “hardware-friendliness” and the proportional
reduction of computation and storage. Thus, weight quantiza-
tion has been a must-do step in FPGA and ASIC designs of
DNN inference engines. Also, it is well supported in GPUs
and mobile devices, e.g., PyTorch [88] in NVIDIA GPU and
TensorFlow Lite [87] for mobile devices.
2.3 ADMM for Weight Pruning/Quantization
Recent work [79, 89] have incorporated ADMM for DNN
weight pruning and weight quantization, respectively. ADMM
is a powerful tool for optimization, by decomposing an orig-
inal problem into two subproblems that can be solved sepa-
rately and efficiently. For example, considering optimization
problem minx f (x)+g(x). In ADMM, this problem is decom-
posed into two subproblems on x and z (auxiliary variable),
which will be solved iteratively until convergence. The first
subproblem derives x given z: minx f (x)+q1(x|z). The sec-
ond subproblem derives z given x: minz g(z)+q2(z|x). Both
q1 and q2 are quadratic functions.
ADMM is conventionally utilized to accelerate the con-
vergence of convex optimization problems and enable dis-
tributed optimization, in which the optimality and fast con-
vergence rate has been proven [90, 92]. As a special property,
ADMM can effectively deal with a subset of combinatorial
constraints and yields optimal (or at least high quality) solu-
tions [100, 101]. Luckily, the associated constraints in the
DNN weight pruning and quantization belong to this subset
of combinatorial constraints, making ADMM applicable to
DNN mode compression. However, due to the non-convex
nature of the objective function for DNN training, there is
still a lack of guarantee in the prior work [79, 89] on solution
feasibility and solution quality. Moreover, [89] only supports
non-structured pruning.
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Figure 3: Compressed sparse row (CSR) format with (a) absolute indices and (b) relative indices.
3. NON-STRUCTURED VS. STRUCTURED
WEIGHT PRUNING
3.1 Non-Structured Pruning: Indexing Over-
head
Indices are used to represent weight matrices in the sparse
format, thereby achieving storage reduction in non-structured
weight pruning. A representative sparse representation for-
mat is the compressed sparse row (CSR) format, which was
also utilized in prior work [6, 71]. As shown in Figure 3 (a),
it represents a matrix by three arrays, which respectively con-
tains nonzero (weight) values, column indices and the extents
of rows. This representation requires 2n+ r + 1 numbers,
where n is the number of nonzero values and r is the number
of rows.
We call the above representation as CSR with absolute
indices. Instead of storing the absolute position, we can com-
pute the index difference and store the indices with relative
position. This representation requires 2n numbers, where n
is the number of nonzero (weight) values. For further com-
pression, one can restrict the number of bits (3 bits in this
example) to represent the relative position and add a dummy
zero weight when the relative position exceeds the largest
value (8 for this example) that can be represented, which are
both shown in Figure 3 (b). These cases are called CSR with
relative indices.
Comparing the two options, CSR with relative indices is
good for compression [71], while CSR with absolute indices
leads to better hardware acceleration [94, 96, 97]. In this
work, we aim to allow the highest freedom for non-structured
pruning in storage and computation evaluations, — we allow
CSR with relative indices in storage calculation and CSR
with absolute indices for computation estimation for non-
structured pruning.
3.2 Structured Pruning: Three Types
Wen et al. [76] introduced three types of structured pruning:
filter pruning, channel pruning, and filter shape pruning, as
shown in Figure 1 (b). Filter pruning removes whole filter(s);
channel pruning removes whole channels; and filter shape
pruning removes the weights in the same locations of all
filters in one specific layer. Moreover, as shown in Figure 4,
filter pruning and channel pruning are correlated. Pruning
a filter in layer i is equivalent to pruning the corresponding
channel in layer i+ 1, which is generated by this specific
filter. As a result, filter pruning (and channel pruning) has a
roughly quadratic effect on the weight parameter reduction
(and the amount of computations) of the DNNs.
The CONV operations in (one layer of) DNNs are com-
monly transformed to matrix multiplications by converting
weight tensors and feature map tensors to matrices [52],
named general matrix multiplication or GEMM, as shown
Layer i Layer i+1
Pruned filters:
Pruned filters result
in pruned feature maps: Pruned channels:
Figure 4: Relation between filter pruning and channel
pruning. Pruned filters in layer i results in pruned fea-
ture maps and therefore pruned (inactivated) channels
in layer i+1.
in Figure 5. From Figure 5 (b), filter pruning corresponds to
reducing one row, and thus is also termed row pruning. Fil-
ter shape pruning corresponds to reducing one column, and
thus is also termed column pruning. Channel pruning corre-
sponds to reducing multiple consecutive columns. The three
structured pruning techniques, along with their combinations,
will reduce the dimensions in GEMM while maintaining a
full matrix format. Thus, indices are not needed. It is why
structured pruning techniques are in general more suitable
for hardware accelerations.
On one hand, the major advantage of filter/channel pruning
has the superlinear effect on storage/computation reduction,
i.e., α× filter pruning on all layers results in over α× re-
duction in number of weight parameters. On the other hand,
column pruning has a higher degree of flexibility. These
techniques can be largely combined in order to achieve the
highest rates in reductions of computation and storage, and
effective heuristic for the desirable combination is needed.
4. ADMM-NN-S FRAMEWORK
In this section, we build ADMM-NN-S, a unified solu-
tion framework of both non-structured and structured weight
pruning, as well as weight quantization problems by ex-
tending ADMM-NN, the state-of-the-art ADMM-based fra-
mework [89]. The differences between ADMM-NN-S and
ADMM-NN are: 1) it supports structured pruning; 2) it can
guarantee solution feasibility and provide high solution qual-
ity; and 3) we propose effective techniques for enhancing
convergence.
4.1 Enforcing Structured Pruning
This section discusses the extension of ADMM-NN with
structured pruning constraints. Consider an N-layer DNN
with both CONV and FC layers. The weights and biases
of the i-th layer are respectively denoted by Wi and bi, and
the loss function associated with the DNN is denoted by
f
({Wi}Ni=1,{bi}Ni=1); see [93]. In our discussion, {Wi}Ni=1
and {bi}Ni=1 respectively characterize the collection of weights
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Figure 5: (a) To support GEMM computation, the weight
tensor representation of a CONV layer is transformed
into the weight matrix representation. (b) How different
structured weight pruning schemes are implemented on
the weight matrix representation.
and biases from layer 1 to layer N. Then DNN weight prun-
ing or weight quantization is formulated as the following
optimization problem:
minimize
{Wi},{bi}
f
({Wi}Ni=1,{bi}Ni=1),
subject to Wi ∈Si, i = 1, . . . ,N,
(1)
Next we introduce constraint setsSi’s corresponding to the
non-structured weight pruning, different types of structured
pruning, as well as weight quantization. We use CONV
layers as illustrative example since CONV layers are the
most computationally intensive. The problem formulation
can be well applied to FC layers [93].
The collection of weights in the i-th CONV layer is a four-
dimensional tensor, i.e., Wi ∈ RAi×Bi×Ci×Di , where Ai,Bi,Ci,
and Di are respectively the number of filters, the number of
channels in a filter, the height of the filter, and the width of
the filter, in layer i. In the following, if X denotes the weight
tensor in a specific layer, let (X)a,:,:,: denote the a-th filter in
X, (X):,b,:,: denote the b-th channel, and (X):,b,c,d denote the
collection of weights located at position (:,b,c,d) in every
filter of X, as illustrated in Figure 1 (b).
Weight pruning: For non-structured weight pruning, the
constraint on the weights in i-th layer is Wi ∈ Si := {X |
number of nonzero elements in X is less than or equal to
αi}. For filter pruning (row pruning), the constraint in the
i-th CONV layer becomes Wi ∈Si := {X | the number of
nonzero filters in X is less than or equal to βi}. For channel
pruning, the constraint becomes Wi ∈Si := {X | the num-
ber of nonzero channels in X is less than or equal to γi}.
Finally, for filter-shape pruning (column pruning), the con-
straint in the i-th CONV layer is Wi ∈Si := {X | the number
of nonzero vectors in {X:,b,c,d}Bi,Ci,Dib,c,d=1 is less than or equal
to θi}. These αi, βi, γi, and θi values are hyperparameters
determined in prior, and the determination procedure will be
discussed in Section 4.4.
Weight quantization: For weight quantization, elements
in Wi assume one of qi,1,qi,2, ...,qi,Mi values, where Mi de-
Subproblem 1: find W, b
Subproblem 2: find Z
Update: U
Pretrained Model
or Hyper Paras.
ADMM
Regularization
Masked
Retraining
Pruned or
Quantized model
Euclidean projection
Masked retraining
Euclidean projection
}
}
Figure 6: Procedure of ADMM-NN-S Framework.
notes the number of these fixed values. Here, the qi, j values
are quantization levels of weights of layer i in increasing
order, and we focus on equal-distance quantization (the same
distance between adjacent quantization levels) to facilitate
hardware implementation.
4.2 Enhancing Solution Feasibility and High
Solution Quality
In problem (1), the constraint is combinatorial. As a re-
sult, this problem cannot be solved directly by stochastic
gradient descent methods like original DNN training. How-
ever, the form of the combinatorial constraints on Wi is com-
patible with ADMM which is recently shown to be an ef-
fective method to deal with such clustering-like constraints
[100, 101].
Despite such compatibility, it is still challenging to directly
apply ADMM due to the non-convexity in objective function.
To overcome this challenge, we propose dynamic ADMM
regularization, masked mapping and retraining steps for both
non-structured and structured pruning. By integrating these
techniques, ADMM-NN-S can guarantee solution feasibility
(satisfying all constraints) and provide high solution quality
(pruning/quantization rate under the same accuracy). The
procedure of ADMM-NN-S is shown in Figure 6.
ADMM Regularization Step: The ADMM regularization
decomposes the original problem (1) into two subproblems
through1 (i) defining indicator function
gi(Wi) =
{
0 if Wi ∈Si,
+∞ otherwise
corresponding to every set Si; (ii) incorporating auxiliary
variables Zi, i = 1, . . . ,N; and (iii) adopting augmented La-
grangian [92]. These decomposed subproblems will be itera-
tively solved until convergence. The first subproblem is
minimize
{Wi},{bi}
f
({Wi}Ni=1,{bi}Ni=1)+ N∑
i=1
ρi
2
‖Wi−Zki +Uki ‖2F ,
(2)
where Uki := U
k−1
i +W
k
i −Zki . The first term in the objective
function of (2) is the differentiable loss function of the DNN,
and the second term is a quadratic regularization term of the
Wi’s, which is differentiable and convex. As a result (2) can
be solved by stochastic gradient descent as original DNN
training. Please note that this first subproblem maintains the
same form and solution for (non-structured and structured)
weight pruning and quantization problems.
1The details of ADMM are presented in [92, 93]. We omit the
details due to space limitation.
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On the other hand, the second subproblem is given by
minimize
{Zi}
N
∑
i=1
gi(Zi)+
N
∑
i=1
ρi
2
‖Wk+1i −Zi +Uki ‖2F . (3)
Note that gi(·) is the indicator function ofSi, thus this sub-
problem can be solved analytically and optimally [92]. For
i = 1, . . . ,N, the optimal solution is the Euclidean projection
of Wk+1i +U
k
i onto Si. For non-structured weight pruning,
we can prove that the Euclidean projection results in keeping
αi elements in Wk+1i +U
k
i with the largest magnitudes and
setting the remaining weights to zeros. For filter pruning, we
first calculate Oa = ‖(Wk+1i +Uki )a,:,:,:‖2F for a = 1, . . . ,Ai,
where ‖ · ‖F denotes the Frobenius norm. We then keep βi
elements in (Wk+1i +U
k
i )a,:,:,: corresponding to the βi largest
values in {Oa}Aia=1 and set the rest to zero. For channel
pruning, we first calculate Ob = ‖(Wk+1i + Uki ):,b,:,:‖2F for
b = 1, . . . ,Bi. We then keep γi elements in (Wk+1i +U
k
i ):,b,:,:
corresponding to the γi largest values in {Ob}Bib=1 and set the
rest to zero. The optimal solution of the second subproblem
for filter shape pruning is similar, and is omitted due to space
limitation. For weight quantization, we can prove that the
Euclidean projection results in mapping every element of
Wk+1i +U
k
i to the quantization level closest to that element.
After both subproblems solved, we update the dual vari-
ables Ui’s according to the ADMM rule [92] and thereby
complete one iteration in ADMM regularization. Overall
the ADMM regularization step can be understood as a smart,
dynamic L2 regularization, in which the regularization target
Zki −Uki will change judiciously and analytically in each itera-
tion. On the other hand, conventional regularization methods
(based on L1, L2 norms or their combinations) use a fixed
regularization target, and the penalty is applied on all the
weights. This will inevitably cause accuracy degradation.
Sample comparison results are provided in Section 5.
Masked mapping and retraining: After ADMM regular-
ization, we obtain intermediate Wi solutions. The subsequent
step of masked mapping and retraining will guarantee the
solution feasibility and improve solution quality. For non-
structured and structured weight pruning, the procedure is
more straightforward. We first perform the said Euclidean
projection (mapping) to guarantee that pruning constraints
are satisfied. Next, we mask the zero weights and retrain the
DNN with non-zero weights using training sets, while keep-
ing the masked weights 0. In this way test accuracy (solution
quality) can be (partially) restored, and solution feasibility
(constraints) will be maintained.
For weight quantization, the procedure is more compli-
cated. The reason is that the retraining process will affect the
quantization results, thereby solution feasibility. To deal with
this issue, we first perform Euclidean projection (mapping) of
weights that are close enough (defined by a threshold value ε)
to nearby quantization levels. Then we perform retraining on
the remaining, unquantized weights (with quantized weights
fixed) for accuracy improvement. Finally we perform Eu-
clidean mapping on the remaining weights as well. In this
way the solution feasibility will be guaranteed.
4.3 Techniques for Enhancing Convergence
In this section we discuss two techniques for enhancing
convergence (rate and results): multi-rho method in ADMM
regularization, and progressive weight pruning. We abandon
the extragradient descent method in [79] as we did not find the
advantage in convergence speed, not to mention the additional
hyperparameters introduced by this method.
Increasing ρ in ADMM regularization: The ρi values are
the most critical hyperparameter in ADMM regularization.
We start from smaller ρi values, say ρ1 = · · ·= ρN = 1.5×
10−3, and gradually increase with ADMM iterations. This
coincides with the theory of ADMM convergence [100, 101].
It in general takes 8 - 12 ADMM iterations for convergence,
corresponding to 100 - 150 epochs in PyTorch. This conver-
gence rate is comparable with the original DNN training.
Progressive weight pruning: The ADMM regularization
is L2 regularization. As a result, there is a large portion of
very small weights values after one round of ADMM-based
(non-structured or structured) weight pruning. This gives rise
the opportunity to perform a second round of weight pruning.
In practice, we perform two rounds of ADMM-based weight
pruning consecutively, where the weight pruning results in
the first round will be the starting point of the second round
(weights that are already pruned to zero will not be recovered).
This method has an additional benefit of reducing the search
space in each step, thereby accelerating convergence.
4.4 Determining Hyperparameter
Hyperparameter determination mainly refers to the deter-
mination process of pruning rate (e.g., the αi value) and/or
the number of quantization levels per layer of DNN. This is a
more challenging task for pruning than quantization in gen-
eral. For quantization, it is typically preferred for the same
number of quantization levels for all (or most of) layers, like
binarized or ternarized weights, which is preferred by hard-
ware. For weight pruning, on the other hand, these pruning
rate values are flexible and shall be judiciously determined.
As hyperparameter determination is not our primary focus,
we use a heuristic method as follows. We observe that we can
achieve at least 3× more weight pruning than prior, heuristic
weight pruning methods without accuracy loss. Hence, we
adopt the per-layer pruning rates reported in prior work, and
increase proportionally. In the progressive pruning procedure,
we set the target of the first round to be 1.5× pruning than
prior work, and the second round to be doubled based on
that. We will further increase the pruning rates if there is still
margin for weight pruning without accuracy loss.
5. NON-STRUCTURED DNN WEIGHT PRUN-
ING AND QUANTIZATION RESULTS
In this section, we demonstrate the effectiveness of ADMM-
NN-S for non-structure pruning and quantization, based on
ImageNet ILSVRC-2012, CIFAR-10, and MNIST data sets,
using AlexNet [102], VGGNet [103], ResNet-18/ResNet-50
[104], MobileNet V2 [105], and LeNet-5 DNN models. Due
to space limitation, we only show the results of the overall
DNN model (which has the most prior work for comparison),
and binarized quantization of DNNs. Our implementations
are based on PyTorch, and the baseline accuracy results are
in many cases higher than those utilized in prior work, which
reflects the recent training advances. For example, in the
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Table 1: Overall weight pruning rate comparisons on
AlexNet model for ImageNet data set.
Method Top-5 ac-
curacy
Relative ac-
curacy loss
Overall
prun. rate
Iter. prun. [71] 80.3% −0.1% 9.1×
NeST [72] 80.3% −0.1% 15.7×
Dyn. surg. [74] 80.0% +0.2% 17.7×
ADMM [93] 80.2% −0.0% 17.7×
Our method 82.0% +0.2% 36×
Our method 80.8% +1.4% 44×
Our method 79.7% +2.5% 61×
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Figure 7: Top-5 accuracies for different pruning methods
on AlexNet for ImageNet dataset.
AlexNet model we utilize a baseline with Top-1 accuracy
60.0% and Top-5 accuracy 82.2%, both higher than prior
work (57.2% Top-1 and 80.2% Top-5). We conduct a fair
comparison because we focus on relative accuracy with our
baseline instead of the absolute accuracy (which has outper-
formed prior work).
Thanks to the compatibility of ADMM-NN-S with DNN
training, directly training a DNN model using the framework
achieves the same result as using a pre-trained DNN model.
When a pre-trained DNN model is utilized, we limit the
number of epochs in both steps in the progressive framework
to be 120, similar to the original DNN training in PyTorch
and is much lower than the iterative pruning heuristic [71].
5.1 Non-Structured Weight Pruning Results
AlexNet Results for ImageNet Dataset: Table 1 compares
the overall pruning rates of the whole AlexNet model (CONV
and FC layers) vs. accuracy, between the proposed framework
and various prior methods. We can clearly observe that the
proposed framework outperforms prior methods, including
the prior ADMM method [93]. With almost no accuracy
loss even based on the high baseline accuracy, we achieve
36× overall pruning rate. We achieve a notable 61× weight
reduction with 79.7% Top-5 accuracy, just slightly below the
baseline accuracy in prior work.
Figure 7 illustrates the absolute top-5 accuracy for dif-
ferent pruning methods, on AlexNet model for ImageNet
dataset. These methods include our proposed solution, it-
erative pruning [71], fixed regularization techniques like L1
and L2 regularizations, and projected gradient descent (PGD).
The results clearly show that the proposed method outper-
forms the others both in absolute accuracy and in relative
accuracy loss.
ResNet-50 Results for ImageNet Dataset: Due to the lack
of existing effective pruning results, we conduct uniform
weight pruning, — use the same pruning rate for all CONV
and FC layers. The results are shown in Table 2. We achieve
8× overall pruning rate (also 8× pruning rate on CONV
layers) on ResNet-50 without accuracy loss. These results
clearly outperform the prior work.
Table 2: Comparisons of overall weight pruning results
on ResNet-50 for ImageNet data set.
Method Top-5 Acc. Loss Pruning rate
Uncompressed 0.0% 1×
Fine-grained [99] 0.1% 2.6×
Our method 0.0% 8×
Our method 0.7% 17.4×
MobileNet V2 Results for CIFAR-10 Dataset: The base-
line accuracy is as high as 95.07% due to the adoption of
mixup technique. We present our results in Table 3 due to
the lack of prior work for fair comparison. We achieve 5.7×
weight pruning with almost no accuracy loss, starting from
the high-accuracy baseline. We achieve 10× weight pruning
(which is highly challenging for MobileNet) with only 1.3%
accuracy loss.
Table 3: Our weight pruning results on MobileNet V2 for
CIFAR-10 data set.
Method Accuracy Pruning rate
Uncompressed 95.07% 1×
Our method 94.95% 5.7×
Our method 94.70% 6.7×
Our method 93.75% 10×
LeNet-5 Results for MNIST Dataset: Table 4 demon-
strates the comparison results on LeNet-5 model using MNIST
data set. We achieve an unprecedented 348× overall weight
reduction with almost no accuracy loss. It clearly outperforms
prior methods including one-shot ADMM-based method [93].
Table 4: Comparisons of overall weight pruning results
on LeNet-5 for MNIST data set.
Method Accuracy Pruning rate
Uncompressed 99.2% 1×
Network Pruning [71] 99.2% 12.5×
ADMM [93] 99.2% 71.2×
Our method 99.2% 246×
Our method 99.0% 348×
5.2 Binary Weight Quantization Results
Due to space limitation, we mainly show the results on
fully binarized DNN models (i.e., weights in all layers, in-
cluding the first and the last, are binarized), which is a highly
challenging task for prior work.
Weight Quantization Results on LeNet-5 and CIFAR-10:
To the best of our knowledge, we achieve the first lossless,
fully binarized LeNet-5 model. The accuracy is still 99.21%,
lossless compared with baseline. In prior works, achieving
lossless is challenging even for MNIST. For example, recent
work [106] results in 2.3% accuracy degradation on MNIST
for full binarization, with baseline accuracy 98.66%. We also
achieve the first lossless, fully binarized VGG-16 for CIFAR-
10. The accuracy is 93.53%. We would like to point out
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that fully ternarized quantization results in 93.66% accuracy.
Table 5 shows our results and comparisons.
Table 5: Comparisons of fully binary (ternary) weight
quantization results on VGG-16 for CIFAR-10 data set.
Method Accuracy Num. of bits
Baseline of [106] 84.80% 32
Binary [106] 81.56% 1
Our baseline 93.70% 32
Our ternary 93.66% 2 (ternary)
Our binary 93.53% 1
Binary Weight Quantization Results on ResNet for Im-
ageNet: The binarization of ResNet models on ImageNet
data set is widely acknowledged as an extremely challenging
task. As a result, there are very limited prior work (e.g., the
prior ADMM-based method [79]) with binarization results
on ResNet models. As [79] targets ResNet-18, we make a
fair comparison on the same model. Table 6 demonstrates the
comparison results (Top-5 accuracy loss). In prior work, by
default the first and last layers are not quantized (to 8 bits)
as these layers have a significant effect on overall accuracy.
When leaving the first and last layers unquantized, we ob-
serve the higher accuracy compared with the prior method.
The Top-1 accuracy has similar result: 3.8% degradation in
our method and 4.3% in [79].
Furthermore, we can derive a fully binarized ResNet-18,
in which weights in all layers are binarized. The accuracy
degradation is 5.8%, which is noticeable and shows that the
full binarization of ResNet is a challenging task even for the
proposed framework. We did not find prior work to compare
with this result.
Table 6: Comparisons of weight quantization results on
ResNet-18 for ImageNet data set.
Method Relative Top-
5 acc. loss
Num. of bits
Uncompressed 0.0% 32
ADMM [79] 2.9% 1 (32 for the
first and last)
Our method 2.5% 1 (32 for the
first and last)
Our method 5.8% 1
Summary The results presented in this section show that
ADMM-NN-S can achieve comparable or better results com-
pared to the state-of-the-art results. In certain cases, ADMM-
NN-S achieves unprecedented weight reduction. These re-
sults provide a strong baseline and credibility of our study.
6. NON-STRUCTURED VS. STRUCTURED:
THE COMPARISONS METHODOLOGY
A Motivation Example: The previous section has shown
the superior results on joint weight pruning and quantization.
Using LeNet-5 (MNIST data set) as an example, we achieve
an unprecedented 348× non-structured weight reduction to-
gether with 3-bit quantization, maintaining 99%+ accuracy.
When indices are not accounted for, the overall compression
rate is an unprecedented 3,712× compared with the original
LeNet-5 model without compression. However, each index
needs to be at least 9-bit considering 348× weight pruning.
This makes index storage even larger than weights, and in-
dices cannot be further quantized. As a result, non-structured
weight pruning in fact results in larger actual storage than
structured pruning.
The fundamental phenomena shown here is that, with quan-
tization the weight reduction by non-structured pruning is
offset by the extra index storage. It motivates us to study
whether it is a common trend with weight quantization in
place? If the answer is yes, then the value of non-structured
weight pruning will be further in doubt. This is because
non-structured pruning is already less preferred for GPU
and multi-core CPUs [76, 77], the only benefit is the poten-
tially higher pruning rates due to greater pruning flexibility.
If this benefit is also lost, there will be nearly no merit of
non-structured sparsity for hardware acceleration of DNNs,
considering the impacts on computation efficiency and de-
graded parallelism. Importantly, such conclusion will also be
true for FPGA and ASIC designs and guide us to the design
aspects that we should really focus on.
In this section, we conduct the first(to the best of our
knowledge) comprehensive study to understand the value
of non-structured and structured pruning, with quantization
in place and the same accuracy. It is worth noting that with-
out ADMM-NN-S framework, this study is not possible, —
we need a framework that achieves competitive results and
can jointly perform both weight pruning and quantization.
AHardware Implementation-Agnostic ComparisonMethod-
ology: We conduct a fair comparison between non-structured
and structured weight pruning with quantization in place,
based on the unified solution framework. Note that the com-
parison framework is more FPGA and ASIC oriented as
flexible weight quantization is assumed. However, we would
like to point out that a moderate, fixed weight quantization,
e.g., 8 bit, supported in GPU [88], TPU [107], and mobile
devices [87], will result in a similar conclusion. Please refer
to Section 8.4 for more discussions.
The key characteristic of our comparison framework is that
it is hardware implementation-agnostic. Our intention is that
the comparison results will be independent of specific hard-
ware implementations, and as a result, the conclusion will
unlikely to change for architectural advances in either type of
pruning. Therefore, we directly compare the amounts of stor-
age and estimated computation efficiency for non-structured
and structured weight pruning with quantization in place,
which capture the fundamental trade-offs. Intuitively, storage
is measured as the total weight and index storage with quanti-
zation in place. Storage of intermediate results is not consid-
ered, and this favors non-structured pruning, — structured,
filter/channel pruning will likely benefit more in intermediate
results storage reduction.
On the other hand, computation efficiency is estimated
using the pruning-to-performance ratio (PPR) values derived
from prior work on non-structured sparsity accelerators [94–
97]. For structured pruning, α× weight reduction results in
around α× speedup (slightly higher or lower depending on
platform and problem), and the PPR value is approximately 1.
For non-structured pruning, α×weight reduction only results
in β× speedup with β < α . In the state-of-art tapeouts [94],
the PPR value α/β > 3, which is close to 3 with a low
pruning rate and higher than 4 for a high pruning rate. In
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Figure 8: Procedure for maintaining accuracy.
synthesis results [95–97], this PPR value ranges from 2.7 to
3.5. We use the smallest value 2.7 that favors non-structured
pruning the most. In other words, if non-structured pruning
achieves more than 2.7× pruning rate than structured one (or
equivalently, structured pruning rate is less than 37% of non-
structured one) under the same accuracy and quantization
level, the former is more preferred in terms of computation.
Otherwise, the latter is more preferred.
Maintaining the Same Accuracy for Comparison: The
proposed comparison is performed under the same accuracy
for non-structured and structured pruning with quantization
in place. The precise accuracy control, which is challenging
for prior work, is enabled by the unified solution framework.
For most cases, we would like to have (almost) no accuracy
degradation compared with the baseline DNN model without
pruning or quantization. For non-structured pruning, it is
achieved in two steps: 1) perform weight pruning to the
maximum extent such that there will be no accuracy loss;
and 2) perform weight quantization (hopefully) not to cause
accuracy loss. For structured pruning, we give priority to
column pruning, and perform three steps: 1) perform column
pruning to the maximum extent without accuracy loss; 2)
perform filter pruning and reduce corresponding redundant
channels; and 3) perform weight quantization (hopefully)
without accuracy loss. Figure 8 illustrates the procedure for
maintaining accuracy. Of course the proposed framework is
also applicable if certain accuracy degradation is allowed. A
larger margin of accuracy loss in general favors structured
pruning, because higher pruning rates can be achieved for
both pruning schemes, but non-structured pruning requires
more bits for (relative) indices.
There is more subtlety in the combination of non-structured
pruning and quantization. If a weight is non-zero after prun-
ing but quantized to zero, this weight can be added to the
pruned list to achieve a higher pruning rate. Please note that
this phenomenon does not apply to structured pruning. To
better exploit this phenomenon and achieve even higher stor-
age/computation reduction for non-structured pruning (plus
quantization), we leverage the state-of-art ternary quantiza-
tion technique [98] with dedicated optimizations. We apply
this technique for weight quantization after non-structured
pruning in cases when it outperforms our proposed method,
thereby providing enough opportunity and optimizations to
non-structured weight pruning.
7. COMPARISON OF NON-STRUCTURED
AND STRUCTURED WEIGHT PRUNING
Due to space limitation, we focus on CONV layers, which
are the most computationally intensive layers in DNNs and
are becoming the major storage as well in state-of-art ResNet
and MobileNet models. We do observe similar (and more
significant) effect on FC layers and on RNNs, with more
discussions in Section 8.
As discussed in Section 5, our implementations are based
on PyTorch with high baseline accuracies. We limit the num-
ber of epochs in both structured pruning and non-structured
pruning to be 240 (much lower than the iterative pruning
heuristic [71]), and the number of epochs in weight quantiza-
tion to be 120. We adopt the hyperparameter determination
heuristic discussed in Section 4.4 for both structured and
non-structured pruning.
For non-structured weight pruning, we show results on
both CSR with relative indices and with absolute indices.
The former is more appropriate for storage reduction, but the
latter achieves higher computation efficiency. For absolute
indices we assume 4K= 64×64 blocks that are reasonable
for hardware [94]. Besides the comparison between two
pruning schemes, our results also consistently outperform
prior work, in terms of both non-structured and structured
pruning, as well as combination with weight quantization.
7.1 Comparison Results on ImageNet Dataset
Table 7 and Table 8 demonstrate the comparison results
using AlexNet and ResNet-18 models on ImageNet dataset.
In these tables, “CONV Prune Rate" refers to the reduction
ratio in the number of weights in overall CONV layers, and
the number of remaining weights is “CONV No. of Weights".
"CONV Quant Bits" refers to the number of bits used for
equal-distance weight quantization, while “CONV Weight
Store" is the storage required only for weights (not account
for indices). “Index Bits" refers to the number of bits in
CSR with relative indices. In our results, we already opti-
mized this index bit value to minimize the overall storage
(accounting for the additional dummy zeros as well). The
next two columns refer to the total storage size accounting
for relative indices and absolute indices, respectively. For
structured pruning, they are the same as weight storage. The
final column “CONV Compress Rate" refers to the storage
compression rate compared with the original baseline DNN
model without compression, assuming relative indices that
are more favorable to non-structured pruning. We use “N/A"
if the specific prior work only focuses on weight pruning
without performing quantization.
It can be observed that we achieve significant pruning rate
gains for both non-structured and structured pruning. Es-
pecially for structured pruning, we achieve 5.1× and 2.5×
structured weight pruning in CONV layers of AlexNet and
ResNet-18 models, respectively, without accuracy loss. We
further achieve 4.3× structured pruning with minor accuracy
loss around 1%. For ResNet on ImageNet dataset, it is diffi-
cult for prior work to achieve lossless structured pruning. For
example, [78] results in 1% accuracy loss with 2× structured
pruning, on ResNet-50 model with more redundancy.
When comparing non-structured vs. structured pruning,
the overall CONV compression rate is comparable for the
AlexNet case and the 1% accuracy loss case for ResNet-18.
For the lossless case in ResNet-18, non-structured pruning
is slightly better in storage, especially when relative indices
are utilized. This is because the number of bits for indexing
is relatively small in this case, and the slight benefit will
diminish if certain accuracy loss is tolerable. The occasional
gain cannot outweigh the difficulty in hardware support of
non-structured sparsity. It would be difficult to choose non-
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structured pruning over the other one even if the storage
results are comparable.
7.2 Comparison Results on CIFAR-10 Dataset
Table 9 and Table 10 demonstrate the comparison results
using VGG-16 and ResNet-18 models on CIFAR-10 dataset.
We observe that very significant pruning rates can be achieved
compared with prior work (over 30× improvement in certain
case). We investigated deeper and found that the underlying
reason is the CIFAR-10 dataset itself, in that it is both “sim-
ple” and “difficult”. “Simple” means that the input image
scale is small and the number of classes is only 10; while
“difficult” means that input images are blurred and feature
extraction is not straightforward. As a result, researchers tend
to migrate large-scale DNN models originally designed for
ImageNet, such as VGG-16 and ResNet-18 (prior work even
used ResNet-50). Consequently, there is significant margin of
model compression, which can be exploited in the proposed
systematic framework but difficult for heuristic methods.
Another observation is that non-structured pruning has
only marginal gain in pruning rates (reduction in the number
of weights) compared with structured one. Our hypothesis
is that it is due to the high search space in non-structured
pruning. Together with the large number of index bits due to
high pruning rates, non-structured pruning is not preferable
compared with structured one considering total storage size.
The storage size gap is becoming surprisingly large when
absolute indices are utilized.
Table 11 demonstrates the comparison results using Mo-
bileNet V2 model on CIFAR-10 dataset. MobileNet is already
compact and relatively difficult for further weight pruning,
but we still achieve 5× structured pruning along with 4-bit
quantization. Again non-structured pruning only shows minor
gain in weight reduction, and it is not preferable considering
the unavoidable indexing overheads.
7.3 Comparison Results on MNIST Dataset
Table 12 demonstrates the comparison results using LeNet-
5 model on MNIST data set. It is a simple dataset, and we
achieve 87.9× structured pruning on CONV layers, together
with 3-bit quantization. Non-structured pruning is again not
preferred due to the high index bit and marginal increase in
weight reduction rate. Ironically, it results in multiple times
the amount of storage compared with structured pruning,
when weight quantization is in place.
7.4 Comparison on Computation Efficiency
We have shown that non-structured pruning is not prefer-
able in terms of storage even assuming the storage-friendly
CSR format with relative indices, not to mention absolute
indices. Based on our methodology, we find that computation
efficiency shows the similar trend.
As discussed before, structured pruning will have higher
computation efficiency if it achieves more than 37% in the
pruning rate as non-structured pruning. In all our testing,
the ratio between weight pruning rates of structured vs. non-
structured pruning ranges from 40% to 87%, with a large
variation but consistently higher than 37%. Even for the 40%
case, the choice is clear considering the difficulty in hardware
design for non-structured sparsity.
8. DISCUSSIONS
In this section, we discuss additional factors and variations
in different platforms, and explain why our conclusion is
unlikely to change. As a result, we draw the final conclusion
that non-structured weight pruning is in general not preferred
compared with structured pruning across different platforms,
application scenarios, DNN types, etc.
8.1 Algorithm Improvement and Generaliza-
tion Enhancement
We consider the following question: will our conclusion
change if there is further algorithm improvement (that outper-
forms the ADMM-based unified solution in this paper)? Also,
how about using a number of other recently proposed general-
ization enhancement techniques, such as warmup, mixup, co-
sine decay in bag of tricks [111]? Mixup is already utilized in
MobileNet V2 training in this work and can notably enhance
convergence and stability in training (the original MobileNet
training is very difficult). We hypothesize that the conclusion
is likely to maintain unchanged, as these techniques are likely
to enhance the results for both non-structured and structured
weight pruning schemes. As the pruning rates increase, the
number of bits for index representation will also increase.
The results will likely even favor structured pruning to a
greater extent.
8.2 Transfer Learning and Adversarial Robust-
ness
In many critical applications of deep learning, such as
autonomous driving and medical imaging, there is lack of suf-
ficient labelled training data as standard image classification
tasks. As a result, the transfer learning technique [112–114]
is widely applied via (i) pre-training a DNN model using stan-
dard data set (say ImageNet); (ii) transferring to the target
application domain; and (iii) performing fine tuning using
target domain data. It is recently shown [115] that sufficient
number of weight parameters is needed in order to maintain
the generality, i.e., the ability in domain transfer. This co-
incides with practice that VGGNet and deep ResNets are
the major types for transfer learning instead of MobileNet.
From the DNN security aspects, recent work [116] shows
that sufficient number of parameters is required to maintain
the robustness of DNN against adversarial attacks.
We hypothesize that structured pruning may be preferred in
this way because of the larger number of remaining weight pa-
rameters (compared with non-structured), which will lead to
higher probability to satisfy the generality and adversarial ro-
bustness requirements. We believe that it will be a challenge
to quantify such requirements, and derive the best combina-
tion of structured pruning and quantization for performance
optimization while satisfying such requirements.
8.3 FC Layers and RNNs
The comparison results conducted in this paper focus on
CONV layers, which is the major computation part in DNNs.
On the other hand, the FC layers are not negligible in DNNs.
Besides, FC layers constitute major computations in recurrent
neural networks (RNNs), which is as important as convolu-
tional neural networks [107]. Our preliminary investigation
shows that the gain of structured pruning in FC layers and in
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Table 7: Comparison Results on Non-Structured vs. Structured Pruning using AlexNet on ImageNet Dataset
Method Top-5Accuracy
CONV
Prune Rate
CONV No.
of Weights
CONV
Quant Bits
CONV
Weight Store
Index
Bits
Weight+Index
Storage (Relative)
Weight+Index
Storage (Absolute)
CONV
Compress Rate
Baseline AlexNet 82.2% 1.0× 2.3M 32 9.3MB - 9.3MB 9.3MB 1.0×
Non-
structured
Han [108] 80.3% 2.7× 0.86M 8 0.86MB 4 1.3MB N/A 7.1×
Dyn. surg. [74] 80.0% 3.1× 0.74M N/A N/A N/A N/A N/A N/A
Nest [72] 80.3% 3.23× 0.71M N/A N/A N/A N/A N/A N/A
Fine-grained [99] 80.3% 4.16× 0.55M N/A N/A N/A N/A N/A N/A
our’s 81.9% 11.2× 0.3M 7 0.26MB 6 0.51MB 0.61MB 25.5×
Structured SSL [76] 80.4% 1.4× 1.6M N/A N/A - N/A N/A N/Aour’s 81.8% 5.1× 0.65M 7 0.56MB - 0.56MB 0.56MB 23.3×
Table 8: Comparison Results on Non-Structured vs. Structured Pruning using ResNet-18 on ImageNet Dataset
Method Accuracy CONVPrune Rate
CONV No.
of Weights
CONV
Quant Bits
CONV
Weight Store
Index
Bits
Weight+Index
Storage (Relative)
Weight+Index
Storage (Absolute)
CONV
Compress Rate
Baseline ResNet-18 89.1% 1.0× 11.2M 32 44.7MB - 44.7MB 44.7MB 1.0×
Non-Structured our’s 89.1% 6.4× 1.75M 6 1.32MB 5 2.47MB 3.11MB 18.1×
Non-Structured our’s 87.9% 8.9× 1.26M 6 0.94MB 5 1.89MB 2.29MB 23.6×
Structured our’s 89.1% 2.5× 4.46M 6 3.34MB - 3.34MB 3.34MB 13.4×
Structured our’s 87.8% 4.3× 2.60M 6 1.95MB - 1.95MB 1.95MB 22.9×
Table 9: Comparison Results on Non-Structured vs. Structured Pruning using VGG-16 on CIFAR-10 Dataset
Method Accuracy CONVPrune Rate
CONV No.
of Weights
CONV
Quant Bits
CONV
Weight Store
Index
Bits
Weight+Index
Storage (Relative)
Weight+Index
Storage (Absolute)
CONV
Compress Rate
Baseline VGG-16 93.7% 1.0× 14.7M 32 58.8MB - 58.8MB 58.8MB 1.0×
Non-Structured our’s 93.1% 57.4× 0.26M 5 0.16MB 7 0.54MB 0.72MB 109×
Structured
2PFPCE [109] 92.8% 4× 3.7M N/A N/A - N/A N/A N/A
2PFPCE [109] 91.0% 8.3× 1.8M N/A N/A - N/A N/A N/A
our’s 93.1% 50.0× 0.29M 5 0.18MB - 0.18MB 0.18MB 327×
Table 10: Comparison Results on Non-Structured vs. Structured Pruning using ResNet-18 (ResNet-50 in prior work
AMC) on CIFAR-10 Dataset
Method Accuracy CONVPrune Rate
CONV No.
of Weights
CONV
Quant Bits
CONV
Weight Store
Index
Bits
Weight+Index
Storage (Relative)
Weight+Index
Storage (Absolute)
CONV
Compress Rate
Baseline ResNet-18 93.9% 1.0× 11.2M 32 44.6MB - 44.6MB 44.6MB 1.0×
Non-Structured our’s 93.3% 69.0× 0.16M 5 0.10MB 8 0.33MB 0.53MB 135×
Structured AMC [110] 93.5% 1.7× N/A N/A N/A - N/A N/A N/Aour’s 93.3% 59.8× 0.19M 5 0.12MB - 0.12MB 0.12MB 372×
Table 11: Comparison Results on Non-Structured vs. Structured Pruning using MobileNet-V2 on CIFAR-10 Dataset
Method Accuracy CONVPrune Rate
CONV No.
of Weights
CONV
Quant Bits
CONV
Weight Store
Index
Bits
Weight+Index
Storage (Relative)
Weight+Index
Storage (Absolute)
CONV
Compress Rate
Baseline MobileNet-V2 95.1% 1.0× 2.2M 32 9.0MB - 9.0MB 9.0MB 1.0×
Non-Structured our’s 94.9% 6.1× 0.37M 4 0.19MB 4 0.48MB 0.55MB 18.8×
Structured our’s 95.1% 4.9× 0.45M 4 0.23MB - 0.23MB 0.23MB 39.2×
Table 12: Comparison Results on Non-Structured vs. Structured Pruning using LeNet-5 on MNIST Dataset
Method Accuracy CONVPrune Rate
CONV No.
of Weights
CONV
Quant Bits
CONV
Weight Store
Index
Bits
Weight+Index
Storage (Relative)
Weight+Index
Storage (Absolute)
CONV
Compress Rate
Baseline LeNet-5 99.2% 1.0× 25.5K 32 102KB - 102KB 102KB 1.0×
Non-
structured
Han [108] 99.2% 7.7× 3.33K 8 3.33KB 5 7.0KB N/A 14.5×
our’s 99.0% 114.3× 223 3 0.08KB 8 0.39KB 0.93KB 262×
Structured SSL [76] 99.0% 26.1× 975 N/A N/A - N/A N/A N/Aour’s 99.0% 87.9× 290 3 0.11KB - 0.11KB 0.11KB 944×
RNNs is even higher. This is an intuitive result because FC
layers have higher degree of redundancy, and more number of
bits for indices if non-structured pruning is utilized. It is also
worth mentioning that a number of structured matrix-based
techniques, such as block-circulant matrices [117] and cyclic
matrices [118], serve as good candidates of structured prun-
ing in FC layers. Superior results are already demonstrated
in FC layers using these methods.
8.4 Effects of Weight Quantization
In the current industry’s practice, weight quantization is
the major method in DNN model compression and is typi-
cally prioritized over weight pruning. As a result, it is un-
likely that weight pruning is conducted alone (especially for
FPGA/ASIC systems) without quantization. However, for
such systems, it is possible that a fixed quantization level (or
a set of levels) is utilized to accommodate different DNN
models and applications, e.g., TPU supports 8 bit and 16 bit
computation. Such moderate, fixed weight quantization (e.g.,
8 bits) will unlikely change the general conclusion in this
paper, especially accounting for the difficulty in developing
dedicated hardware supporting non-structured sparsity. For
GPUs, multi-core CPUs, and even mobile devices, 8-bit/16-
bit weight quantization is already well supported. Structured
pruning is known to be more suitable for such systems.
To the other extreme case, researchers are investigating
weight quantization-only solution, including binary and ternary
quantizations. As pointed out in Section 5, binary/ternary
quantization can be almost lossless in many cases. However,
we observe that there is still a large margin of structured
pruning as shown in the compression results on CIFAR-10,
and such compression rate cannot be achieved by weight
quantization alone. As a result, we recommend to perform
structured pruning in combination with weight quantization,
9. CONCLUSION
Non-structured and structured weight pruning and weight
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quantization are major methods for model compression, but
the interaction among different techniques are never clearly
understood. This paper is the first to investigate the value of
non-structured and structured DNN weight pruning, when
the weight quantization is in place. We build ADMM-NN-S,
a joint weight pruning and quantization framework with al-
gorithmic supports for structured pruning, dynamic ADMM
regulation, and masked mappling and retraining. To perform
fair and fundamental comparison between non-structured and
structured pruning in a hardware implementation-agnostic
manner, we propose a methodology that captures storage
overhead and computation efficiency. We perform extensive
and representative testing of ADMM-NN-S with AlexNet,
VGGNet, ResNet-18/50, MobileNet, and LeNet-5 models
based on ImageNet, CIAR-10, and MNIST data sets. We
show that ADMM-NN-S can significant outperform the state-
of-the-art results for non-structured pruning with quantiza-
tion. More importantly, for the first time we show that with
quantization in place and the same accuracy, non-structured
pruning is not preferable in terms of both storage overhead
and computation efficiency. We also explain in detail that the
conclusion is unlikely to change for different hardware plat-
forms, application scenarios, DNN types, etc. Thus, we rec-
ommend the community not to continue investigating DNN
inference engines based on non-structured sparsity. We re-
lease codes and all the models of this work at anonymous
link: http://bit.ly/2WMQSRi.
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